VLSI Architecture of Euclideanized BM Algorithm for Reed-Solomon Code
نویسندگان
چکیده
In 1988, Eastman showed that the Euclideanized Berlekamp-Massey (BM) algorithm can be used to eliminate the calculation of discrepancies and the divisions of the finite field elements to find the errata locator polynomial in a Reed-Solomon (RS) decoder. However, the separate computations of the errata locator and the errata evaluator polynomials are still needed in Eastman’s decoder. In this paper, a modified decoding algorithm based on the idea of Eastman is presented. It is derived to solve the errata locator and the errata evaluator polynomials simultaneously without performing the operations of polynomial division and field element inversion. Moreover, the weights used to represent the discrepancies at each iteration can be directly extracted from the coefficient. Therefore, the proposed algorithm saves many controlling circuits and provides a modular VLSI architecture with parallel. As a consequence, it is simple and easy to implement. And the decoding complexity of the algorithm proposed by Eastman can be further reduced.
منابع مشابه
A Vlsi Architecture for Interpolation in Soft-decision List Decoding of Reed-solomon Codes
The Koetter-Vardy algorithm is an algebraic soft-decision decoder for Reed-Solomon codes which is based on the Guruswami-Sudan list decoder. There are three main steps: 1) multiplicity calculation, 2) interpolation and 3) root finding. The Koetter-Vardy algorithm is challenging to implement due to the high cost of interpolation. We propose a VLSI architecture for interpolation that uses a trans...
متن کاملA Novel Low-Cost Multi-Mode Reed Solomon Decoder Design Based on Peterson-Gorenstein-Zierler Algorithm
Reed-Solomon (RS) codes play an important role in providing error protection and data integrity. Among various Reed-Solomon decoding algorithms, the Peterson-Gorenstein-Zierler (PGZ) algorithm in general has the least computational complexity for small t values. However, unlike the iterative approaches (e.g., BerlekampMassey and Euclidean algorithms), it will encounter divided-by-zero problems ...
متن کاملAn Area-Efficient Euclid Architecture with Low Latency
This paper describes a new area-efficient Euclid Architecture with low latency based on the improvement of Euclid algorithm in Reed-Solomon (RS) decoding. The Euclid algorithm is improved by simplifying the process of data swap, which is needed in the original algorithm. Based on the improved algorithm, an area-efficient Euclid architecture with low latency is proposed, which can save time and ...
متن کاملAlgorithm-Based Low-Power/High-Speed Reed–Solomon Decoder Design
With the spread of Reed–Solomon (RS) codes to portable wireless applications, low-power RS decoder design has become important. This paper discusses how the Berlekamp Massey Decoding algorithm can be modified and mapped to obtain a low-power architecture. In addition, architecture level modifications that speed-up the syndrome and error computations are proposed. Then the VLSI architecture and ...
متن کاملParallel Architecture for the VLSI Implementation
Error detection and correction plays a very important role in data communication. Various codes such as convolutional and block codes are available for the purpose of error detection and correction. Among the block codes Reed-Solomon code provides several advantages. Reed-Solomon codes are powerful error-correcting codes that finds wide applications in many fields. The soft-decision decoding of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Inf. Sci. Eng.
دوره 25 شماره
صفحات -
تاریخ انتشار 2009